

Report Documentation Page			Form Approved OMB No. 0704-0188	
<p>Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p>				
1. REPORT DATE 29 JUN 2001	2. REPORT TYPE	3. DATES COVERED 00-00-2001 to 00-00-2001		
4. TITLE AND SUBTITLE Optoelectronic Multichip Module Integration for Chip Level Optical Interconnects			5a. CONTRACT NUMBER	
			5b. GRANT NUMBER	
			5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)			5d. PROJECT NUMBER	
			5e. TASK NUMBER	
			5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) University of Delaware, Department of Electrical and Computer Engineering ,Newark,DE,19716			8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)	
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited				
13. SUPPLEMENTARY NOTES				
14. ABSTRACT see report				
15. SUBJECT TERMS				
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT Same as Report (SAR)	18. NUMBER OF PAGES 3
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	19a. NAME OF RESPONSIBLE PERSON	

Optoelectronic Multichip Module Integration for Chip Level Optical Interconnects

Dennis W. Prather, Sriram Venkataraman, Marion Lecompte, Fouad Kiamilev, Joseph N. Mait, and George J. Simonis

Abstract—We have integrated an 850-nm vertical-cavity surface-emitting laser (VCSEL), its driver, and a diffractive lenslet array onto a single substrate to produce an integrated optoelectronic multichip module for signal fan-out and distribution. The diffractive element performs optical fan-out of the output beam from the VCSEL into an array of focused spots at a plane 1,416 μm from the surface of the VCSEL. This corresponds to 160 μm from the surface of the diffractive lens. System design, fabrication, integration, and experimental characterization is presented.

Index Terms—Diffractive optics, flip-chip bonding, multichip module, optical interconnects, vertical-cavity surface-emitting lasers.

I. INTRODUCTION

DEEPLY packed parallel optical interconnects are essential to ease the communication bandwidth bottleneck projected to occur in future computing and telecommunications applications [1]. To realize dense optical interconnects, one must integrate active and passive photonic elements in a simple and repeatable manner. In spite of proven successes in long-haul communication systems, such as fiber optic networks, the extension of optical interconnects to chip-scale systems has received limited attention. A major reason for this is the difficulty in designing, fabricating, and integrating optoelectronic systems on this scale. In this letter, we discuss our efforts to address these issues.

Our approach to integration in an optoelectronic multichip module (MCM) is illustrated in Fig. 1. A single substrate, transparent to the illumination wavelength, serves as a carrier for the electronics, optoelectronics, and optics. In addition, electrical connections between the optoelectronic source and its electronic drive circuitry are patterned onto one side of the substrate, and the optical element that provides distribution is attached to the other. This integration lends itself to a through-wafer three-dimensional stacked architecture, whose scale is comparable to that of very large scale integration (VLSI). Thus, in comparison to other approaches, system reliability and alignment are improved.

Further, the total distance between the optical source, a vertical-cavity surface emitting laser (VCSEL), and the detector plane in our system is approximately one-fifth that of previous demonstrations [2]. This reduction in system length is enabled




Fig. 1. Schematic representation of optoelectronic multichip module.

by the use of diffractive optical elements, whose smallest features have subwavelength (500-nm) dimensions. We now discuss our system integration and present results that demonstrate the utility of our approach.

II. INDIVIDUAL COMPONENTS

A. VCSEL

The VCSEL is one of the most promising sources for high density optical interconnects. In addition to its high modulation bandwidth and surface-normal output, VCSELs can be produced in high-density arrays and operated in parallel. In our demonstration, we used a MODE Gigalase 850-nm VCSEL, which consists of a 1×3 array of VCSELs, each with a different aperture width. The MODE VCSEL chip is compatible with low cost silicon drive electronics, and the operating 850-nm wavelength is detectable by off-the-shelf gallium arsenide detectors. For our demonstration, we operated only the center source whose aperture width is 15 μm . According to vendor specifications, the threshold current is 10 mA and the maximum optical output power is 16 mW. Experimental characterization of the VCSEL yielded a 16-mA threshold current and an optical power of 10 mW at the operating current of 40 mA.

B. CMOS VCSEL Driver

The CMOS laser driver array (CLDA) consisted of a $2 \times 1.8 \text{ mm}^2$ 40-pad chip that functions as an asynchronous ten-channel driver with ten CMOS-level inputs and ten output currents. The circuit, which operates on the principle that a MOS transistor in saturation acts as a current source, can operate at 700 Mb/s and supply a modulation current to the VCSEL of 40 mA [8].

Manuscript received March 9, 2001; revised June 29, 2001.

D. W. Prather, S. Venkataraman, M. Lecompte, and F. Kiamilev are with the Department of Electrical and Computer Engineering, University of Delaware, Newark, DE 19716 USA (e-mail: dprather@ee.udel.edu).

J. N. Mait and G. J. Simonis are with the U.S. Army Research Laboratory, Adelphi, MD 20783 USA.

Publisher Item Identifier S 1041-1135(01)08135-6.

C. Diffractive Optical Elements

Diffractive optical elements (DOEs) are surface relief patterns etched into optical substrates that use diffraction to provide arbitrary control and redirection of light, e.g., off-axis focusing, mode shaping, and beam fan-out. Advances in fabrication have made it possible to fabricate elements, whose scale is commensurate with that required for integration with VLSI electronics. Furthermore, DOEs can be etched directly into host substrates using standard photolithography and etching techniques, which facilitates their integration into a manufacturing infrastructure. Our diffractive element was a 40×40 array of eight-phase level lenslets. The design focal length of each lens was $200 \mu\text{m}$ at 550-nm illumination over a $50 \times 50\text{-}\mu\text{m}^2$ aperture ($f/4$).

We fabricated the lenslet array using grayscale photolithography [4]. This allowed us to create multilevel structures in a single processing step and alleviate the stringent alignment requirements required for multistep processing. Our eight-level pattern was written as a gray-level mask onto a high-energy electron beam sensitive (HEBS) glass plate, using direct-write e-beam lithography. The mask was then used to expose a $1.490\text{-}\mu\text{m}$ layer of Shipley AZ 5214 photoresist. Development of the exposed resist in Microposit 327 MIF created our desired surface, which we hard-baked but did not etch. (The refractive index of the photoresist is sufficiently close to that of the substrate that this did not cause any problems.) The minimum width of our multilevel feature is approximately $0.5 \mu\text{m}$.

III. COMPONENT INTEGRATION

The essential feature of our integration process is the use of a single substrate that serves as a carrier for the individual components. The main advantage of this technique is the monolithic integration of the optical components. To achieve this, we used a glass substrate transparent to the illuminating wavelength of the VCSEL, thereby permitting through-wafer signal distribution. For demonstration purposes, the DOE was fabricated on a separate glass substrate and finally epoxied to the host substrate. In the case of hybrid integration of optical components, due to refractive index mismatch, we encounter problems of back reflections leading to poor transmission, which lead to an increase in power requirements. For higher level of integration, and thus, increased system reliability, the DOE can be fabricated directly on the host substrate.

Preparation of the substrate required two metallization steps. In one, we provided the electrical connection between the VCSEL and the VCSEL driver, and in the other, we laid down the indium bumps necessary to flip-chip bond the CLDA and VCSEL array to the substrate. We used traditional lithographic processes to pattern the glass substrate.

We first generated a mask defining the electrical connections between the CLDA and VCSEL. The mask was used to expose a $1.5\text{-}\mu\text{m}$ layer of the negative resist NR7 on the glass substrate, which was hard-baked at 100°C and developed using RD6. In the voids left by exposed resist, we used an e-beam evaporator to deposit consecutive 20-nm layers of titanium and 200-nm layers of gold. The photoresist was dissolved in acetone and served to liftoff the excess gold from the substrate [5]. Definition of the indium bumps was achieved in a similar fashion, except the




Fig. 2. Fully integrated MCM. (a) Top view showing CLDA and VCSEL array. (b) Bottom view of CLDA and VCSEL array as seen through lenslet array. (c) Close-up of lenslet array beneath the VCSEL.




Fig. 3. Demonstration of VCSEL fan-out. (a) CLDA integrated with 1×3 VCSEL array. (b) Lasing of multimode 850-nm VCSEL. (c) Diffractive lenslet array. (d) Image of 5×7 array of focussed spots generated 160 mm from DOE surface.

$6\text{-}\mu\text{m}$ layers of indium were deposited using thermal evaporation. Negative resists like NR7 exhibit negative angle resist profiling which facilitates the liftoff process [6].

We used an SEC Omnibonder 860 to flip-chip bond the CLDA and VCSEL to the substrate. The Omnibonder can achieve an alignment precision of $\pm 5 \mu\text{m}$. The bonding process was completed using a bond load of 60 g at 150°C . We also epoxied the lenslet array to the substrate using the Omnibonder to provide accurate placement. The fully integrated MCM is shown in Fig. 2.

IV. TESTING AND CHARACTERIZATION

To test the operation of the MCM, the analog input of the CLDA was set at 3.3 V to achieve a maximum modulation current of 40 mA. The optical output was imaged onto a near-infrared camera mounted and captured using a frame grabber. We used computer-controlled micropositioners to scan for the best focus, which was $160 \mu\text{m}$ from the surface of the lenslet array (see Fig. 3). We used diffractive elements with $200 \mu\text{m}$ designed focal length for 550-nm plane-wave illumination. Although these elements were designed for a different operating wavelength, their performance in our system is consistent with a diverging VCSEL beam illumination with 850-nm wavelength.




Fig. 4. Intensity plot of the focal spots in the image plane.

Further, using our design method and fabrication facilities, we can design application specific diffractive optical elements for future interconnect architectures.

The number of lenslets illuminated depends on the separation between the source and the lenslet array, as well as the beam divergence angle. Over the approximately 1.25 mm that the beam travels before it illuminates the element, its diameter expands to 525 μm and illuminates approximately 35 lenses. The pitch between spots was measured experimentally to be 55 μm and the full-width at half-maximum spot size was 3.5 μm . We have plotted the relative intensity of the focal spots and reported the spot size. More detailed analysis of distortion and absolute intensity would require a more sophisticated imaging system. Our infrared camera can barely resolve the spots, and the response is highly nonlinear with respect to the absolute intensity. For these reasons, our analysis is limited to qualitative characterization, which is best illustrated by Fig. 4. We would also like to mention that illuminating the lenslet array with a multimode VCSEL would lead to focal spot spreading along the optical axis, and by knowing the mode profile at the surface of the DOE, we can tailor the lenslet design using different optimization techniques.

V. DISCUSSION

We note that generating fan-out by an array of lenslets involves a space variant approach. To produce a greater number of fan-outs requires additional lenses to be illuminated, which can be easily achieved by increasing the thickness of the carrier substrate, thus demonstrating the scalability of our approach but at the cost of increasing the volume of the MCM. In our system, each additional 100 μm of propagation distance illuminates ten

additional lenses. One disadvantage, however, is that without modifying each lens, there is no way to account for the VCSEL beam shape, which produces a nonuniform fan-out. The fan-out can be apodized, but this is not an efficient solution.

Space-invariant designs [7], on the other hand, can account for beam shape to insure uniformity. Unfortunately, space-invariant designs are not scalable, i.e., each fan-out pattern requires its own design. A space-invariant design also allows us to utilize the entire illuminated aperture to control fan-out. In a space-variant approach the aperture of each lens limits the available degrees of freedom one can use to control each beam. We are currently pursuing space-invariant designs and expect to compare the performance of the two systems within the coming year.

VI. CONCLUSION

We demonstrated an integrated optoelectronic MCM that uses a glass substrate as a mechanical carrier for the VCSEL, CMOS laser driver, and diffractive optical element. Our approach insures that the system size and integration process is consistent with the VLSI technology, thus demonstrating the viability of high-speed optical interconnects at the chip level. Further, if one uses sapphire instead of a glass substrate as a carrier, it would then be possible to fabricate the VCSEL drive circuitry monolithically, thereby eliminating one flip-chip process, which simplifies the integration process.

REFERENCES

- [1] M. W. Haney and M. P. Christensen, "Performance scaling comparison for free-space optical and electrical interconnection approaches," *Appl. Opt.*, vol. 37, pp. 2886–2894, 1998.
- [2] H. Martinsson, J. Bengtsson, M. Ghisoni, and A. Larsson, "Monolithic integration of vertical-cavity surface-emitting laser and diffractive optical element for advanced beam shaping," *IEEE Photon. Technol. Lett.*, vol. 11, pp. 503–505, May 1999.
- [3] D. W. Prather, J. N. Mait, M. S. Mirotnik, and J. P. Collins, "Vector-based synthesis of finite, aperiodic subwavelength diffractive optical elements," *J. Opt. Soc. Amer. A, Opt. Image Sci.*, vol. 15, pp. 1599–1607, 1998.
- [4] D. W. Prather, D. Pustai, M. LeCompte, and S. Shi, "Multilevel mesoscopic DOE optimization, fabrication, and replication," in *Proc. SPIE*, 2001.
- [5] S. Eitel, S. J. Fancey, and H. P. Gaugel, "Highly uniform vertical-cavity surface-emitting lasers integrated with microlens arrays," *IEEE Photon. Technol. Lett.*, vol. 12, pp. 459–461, May 2000.
- [6] S. M. Sze, *VLSI Technology*, 2nd ed. New York: McGraw-Hill, 1988.
- [7] M. Lecompte, X. Gao, and D. W. Prather, "Three dimensional through-wafer fan-out optical interconnects," in *Proc. SPIE*, vol. 3952, 2000, p. 318.
- [8] F. E. Kiamilev and A. V. Krishnamoorthy, "A 500 Mbps/s, 32-channel CMOS VCSEL driver with built-in-self test and clock generation circuitry," in *Proc. SPIE*, vol. 3631, 1999, p. 18.